Share Email Print

Proceedings Paper

Increasing post OPC layout verification coverage using a full-chip simulation based verification method
Author(s): Chi-Yuan Hung; Yong Dong Wang; Ze Xi Deng; Gen Sheng Gao; Ming Hui Fan
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

As semiconductor manufacturing moves to the 90nm node and below, shrinking feature sizes and increasing IC complexity have combined to significantly stretch out the time needed to optimize and qualify process anchored OPC models and recipes. Process distortion and non-linearity become non-trivial issues and conspire to reduce the quality of the resulting corrections. Additionally, optimizing the OPC model and recipe on a limited set of test chip designs may not provide sufficient coverage across the range of designs to be produced in the process. Finally, the increased complexity of the transformation of the target pattern into a corrected mask pattern also increases the probability of system lithography errors. Fatal errors (pinch or bridge) or poor CD distribution may still occur. As a result, more than one reticle tape-out cycle is non uncommon to prove models and recipes that approach the center of process for a range of designs. In this paper, we describe a full-chip simulation based verification flow using a commercialized product that serves both OPC model and recipe development as well as post OPC verification after production release of the OPC.

Paper Details

Date Published: 27 January 2005
PDF: 5 pages
Proc. SPIE 5645, Advanced Microlithography Technologies, (27 January 2005); doi: 10.1117/12.572711
Show Author Affiliations
Chi-Yuan Hung, Semiconductor Manufacturing International Corp. (China)
Yong Dong Wang, Synopsys, Inc. (China)
Ze Xi Deng, Semiconductor Manufacturing International Corp. (China)
Gen Sheng Gao, Semiconductor Manufacturing International Corp. (China)
Ming Hui Fan, Synopsys, Inc. (United States)

Published in SPIE Proceedings Vol. 5645:
Advanced Microlithography Technologies
Yangyuan Wang; Jun-en Yao; Christopher J. Progler, Editor(s)

© SPIE. Terms of Use
Back to Top