Share Email Print

Proceedings Paper

Design of the SPI interface of 10-gigabit ethernet with FPGA
Author(s): Hong Chen; Zhao Liu; Li Su; Depeng Jin; Lieguang Zeng
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Due to its low cost and packet data efficiency, Ethernet has been one of the most influential technologies for Local Area Networks (LAN). Moreover, the 10-Gigabit Ethernet has begun to move Ethernet from the LAN out to encompass the metro area network. The technology features, protocol architecture and the frame format are introduced. In order to realize the logical boundary between the physical layer and the link layer, the protocol of SPI (System Packet Interface) level4 is adopted. A method of realizing the SPI interface of 10-Gigabit Ethernet is put forward and the function block diagram is presented. In order to reduce the power waste of the chip, the parallel algorithm is chosen in the design.

Paper Details

Date Published: 8 February 2005
PDF: 5 pages
Proc. SPIE 5626, Network Architectures, Management, and Applications II, (8 February 2005); doi: 10.1117/12.571689
Show Author Affiliations
Hong Chen, Tsinghua Univ. (China)
Zhao Liu, Tsinghua Univ. (China)
Li Su, Tsinghua Univ. (China)
Depeng Jin, Tsinghua Univ. (China)
Lieguang Zeng, Tsinghua Univ. (China)

Published in SPIE Proceedings Vol. 5626:
Network Architectures, Management, and Applications II
S. J. Ben Yoo; Gee-Kung Chang; Guangcheng Li; Kwok-wai Cheung, Editor(s)

© SPIE. Terms of Use
Back to Top