Share Email Print
cover

Proceedings Paper

Analytical modeling of the channel-charge in ion-implanted MOSFETs and MESFETs
Author(s): S. Karmalkar; Kunchinadka Narayana Hari Bhat
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Analytical modelling of implanted Buried Channel (BC) and Surface Channel (SC) MOSFETs and MESFETs is difficult since the highly non-uniform channel doping profile cannot be integrated analytically to obtain the charge-voltage characteristics of the channel depletion layer. The present paper derives a general approximation to the non-uniform profile which gives simple and accurate closed form expressions directly in terms of device parameters for the various characteristics of all the FETs under all implant and bias conditions (the implant may be shallow, deep or multiple, and it may be partially or fully depleted depending upon the bias conditions). The derivation does not make any a-priori assumptions about the shape of the approximate profile. Instead, the shape emerges from a new formulation of the analytical modelling problem. It is shown that the necessary condition for analytical modelling of all the three FETs is the same, namely, expressing the depletion layer voltage drop Vd as a polynomial of the depletion charge Qd, where the degree of the polynomial can not exceed two. Next it is demonstrated that such a polynomial for the Vd - Qd characteristics of implanted FETs can be obtained by approximating the doping profile by a 'shifted-rectangle' profile whose parameters can be derived directly from implantation parameters.

Paper Details

Date Published: 1 February 1992
PDF: 8 pages
Proc. SPIE 1523, Conference on Physics and Technology of Semiconductor Devices and Integrated Circuits, (1 February 1992); doi: 10.1117/12.56962
Show Author Affiliations
S. Karmalkar, Indian Institute of Technology (India)
Kunchinadka Narayana Hari Bhat, Indian Institute of Technology (India)


Published in SPIE Proceedings Vol. 1523:
Conference on Physics and Technology of Semiconductor Devices and Integrated Circuits
B. S. V. Gopalam; J. Majhi, Editor(s)

© SPIE. Terms of Use
Back to Top