Share Email Print
cover

Proceedings Paper

The real-time target track process system design and the fast arithmetic research
Author(s): Hua-Jun Song; Ming Zhu; Shuo Hu
Format Member Price Non-Member Price
PDF $17.00 $21.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

In order to resolve the contradiction between real-time and arithmetic complex in television tracking capture system, the paper discusses a real-time target track processing system which is constructed by high performance DSP chipset TMS320C6416 as core digital processor, huge reprogrammable logic chipset CPLD as system logic controller and field reprogrammable array FPGA as image preprocessing chipset to sampled video digital image. In the same time, the author also improved target capture arithmetic by introducing a kind of fast image correlation matching arithmetic based on evolutionary algorithms. Major parts put on hardware construct, working theory and new image correlation matching algorithms. Furthermore the comparison of the performance provided by this method with conventional matching algorithms is discussed. Theoretical analysis and simulation results show that the proposed algorithm is very effective.

Paper Details

Date Published: 10 January 2005
PDF: 10 pages
Proc. SPIE 5623, Passive Components and Fiber-based Devices, (10 January 2005); doi: 10.1117/12.567773
Show Author Affiliations
Hua-Jun Song, Changchun Institute of Optics, Fine Mechanics and Physics (China)
Graduate School of the Chinese Academy of Sciences (China)
Ming Zhu, Changchun Institute of Optics, Fine Mechanics and Physics (China)
Shuo Hu, Changchun Institute of Optics, Fine Mechanics and Physics (China)
Graduate School of the Chinese Academy of Sciences (China)


Published in SPIE Proceedings Vol. 5623:
Passive Components and Fiber-based Devices
Yan Sun; Shuisheng Jian; Sang Bae Lee; Katsunari Okamoto, Editor(s)

© SPIE. Terms of Use
Back to Top