Share Email Print
cover

Proceedings Paper

A floating-point library for integer processors
Author(s): Christian Bertin; Nicolas Brisebarre; Benoit Dupont de Dinechin; Claude-Pierre Jeannerod; Christophe Monat; Jean-Michel Muller; Saurabh-Kumar Raina; Arnaud Tisserand
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

This paper presents a C library for the software support of single precision floating-point (FP) arithmetic on processors without FP hardware units such as VLIW or DSP processor cores for embedded applications. This library provides several levels of compliance to the IEEE 754 FP standard. The complete specifications of the standard can be used or just some relaxed characteristics such as restricted rounding modes or computations without denormal numbers. This library is evaluated on the ST200 VLIW processors from STMicroelectronics.

Paper Details

Date Published: 26 October 2004
PDF: 11 pages
Proc. SPIE 5559, Advanced Signal Processing Algorithms, Architectures, and Implementations XIV, (26 October 2004); doi: 10.1117/12.557168
Show Author Affiliations
Christian Bertin, STMicroelectronics (France)
Nicolas Brisebarre, CNRS-INRIA, Ecole Normale Superieure de Lyon (France)
Benoit Dupont de Dinechin, STMicroelectronics (France)
Claude-Pierre Jeannerod, CNRS-INRIA, Ecole Normale Superieure de Lyon (France)
Christophe Monat, STMicroelectronics (France)
Jean-Michel Muller, CNRS-INRIA, Ecole Normale Superieure de Lyon (France)
Saurabh-Kumar Raina, CNRS-INRIA, Ecole Normale Superieure de Lyon (France)
Arnaud Tisserand, CNRS-INRIA, Ecole Normale Superieure de Lyon (France)


Published in SPIE Proceedings Vol. 5559:
Advanced Signal Processing Algorithms, Architectures, and Implementations XIV
Franklin T. Luk, Editor(s)

© SPIE. Terms of Use
Back to Top