Share Email Print

Proceedings Paper

Improved overlay metrology device correlation on 90-nm logic processes
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Isolated and dense patterns were formed at process layers from gate through to back-end on wafers using a 90 nm logic device process utilizing ArF lithography under various lithography conditions. Pattern placement errors (PPE) between AIM grating and BiB marks were characterized for line widths varying from 1000nm to 140nm. As pattern size was reduced, overlay discrepancies became larger, a tendency which was confirmed by optical simulation with simple coma aberration. Furthermore, incorporating such small patterns into conventional marks resulted in significant degradation in metrology performance while performance on small pattern segmented grating marks was excellent. Finally, the data also show good correlation between the grating mark and specialized design rule feature SEM marks, with poorer correlation between conventional mark and SEM mark confirming that new grating mark significantly improves overlay metrology correlation with device patterns.

Paper Details

Date Published: 24 May 2004
PDF: 10 pages
Proc. SPIE 5375, Metrology, Inspection, and Process Control for Microlithography XVIII, (24 May 2004); doi: 10.1117/12.534522
Show Author Affiliations
Atsushi Ueno, Renesas Technology Corp. (Japan)
Kouichirou Tsujita, Renesas Technology Corp. (Japan)
Hiroyuki Kurita, KLA-Tencor Corp. (Japan)
Yasuhisa Iwata, KLA-Tencor Corp. (Japan)
Mark Ghinovker, KLA-Tencor Corp. (Israel)
Jorge M. Poplawski, KLA-Tencor Corp. (Israel)
Elyakim Kassel, KLA-Tencor Corp. (Israel)
Mike E. Adel, KLA-Tencor Corp. (Israel)

Published in SPIE Proceedings Vol. 5375:
Metrology, Inspection, and Process Control for Microlithography XVIII
Richard M. Silver, Editor(s)

© SPIE. Terms of Use
Back to Top