Share Email Print

Proceedings Paper

Belly button reduction using optimized resist filtration method in CMOS gate pattern process
Author(s): Jeong-Heon Baik; Dong-Jin Lee; Sung-Ho Lee; Sun-Hyung Park; Il-Ho Lee; Jae-Sung Choi
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Critical Dimension of gate pattern in CMOS process is the most important parameter for transistor performance and Organic BARC is generally used for controlling gate CD by reducing the substrate reflectivity. After gate etch process, small poly-silicon block defects are formed and those are derived from BARC material. After S/W nitride deposition and etch process the defects become larger and formed block defects of Belly Button type. These “Belly Buttons” are blocking the active area of transistor, make the device characteristic worse and lead to yield loss. To reduce Belly Buttons, we have evaluated various BARC resist filtration methods including new filtration material and smaller size filter in 0.18~0.35 μm CMOS gate pattern process. It was possible to reduce Belly Buttons dramatically using optimized resist filtration method and we finally got the yield up.

Paper Details

Date Published: 24 May 2004
PDF: 8 pages
Proc. SPIE 5375, Metrology, Inspection, and Process Control for Microlithography XVIII, (24 May 2004); doi: 10.1117/12.533895
Show Author Affiliations
Jeong-Heon Baik, DongbuAnam Semiconductor (South Korea)
Dong-Jin Lee, DongbuAnam Semiconductor (South Korea)
Sung-Ho Lee, DongbuAnam Semiconductor (South Korea)
Sun-Hyung Park, DongbuAnam Semiconductor (South Korea)
Il-Ho Lee, DongbuAnam Semiconductor (South Korea)
Jae-Sung Choi, DongbuAnam Semiconductor (South Korea)

Published in SPIE Proceedings Vol. 5375:
Metrology, Inspection, and Process Control for Microlithography XVIII
Richard M. Silver, Editor(s)

© SPIE. Terms of Use
Back to Top