Share Email Print

Proceedings Paper

A tri-mode 802.11 baseband PHY mixed signal integrated circuit in 0.13-um CMOS
Author(s): Philip J. Ryan; Brian Hart; Mike Webb; Kevin Wong
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

A 0.13um CMOS mixed signal 802.11a/b/g baseband PHY IC, with per-packet receive diversity, 802.11h radar/DFS support and an MRC/MIMO coprocessor interface, is described. Required receive C/N is 5dB at 6 Mbps, and 20dB at 54 Mbps. Residual packet error rate is less than 4% for 54 Mbps and 0.1% for 6 Mbps link data rates in a 50ns delay spread channel. The 4.75×4.75mm chip, fabricated in 1P7M 0.13um CMOS, has 8M transistors and dissipates under 31mW in sleep, 206mW in Tx, and 362mW in Rx.

Paper Details

Date Published: 30 March 2004
PDF: 7 pages
Proc. SPIE 5274, Microelectronics: Design, Technology, and Packaging, (30 March 2004); doi: 10.1117/12.531439
Show Author Affiliations
Philip J. Ryan, Cisco Systems (Australia)
Brian Hart, Cisco Systems (Australia)
Mike Webb, Cisco Systems (Australia)
Kevin Wong, Cisco Systems (Australia)

Published in SPIE Proceedings Vol. 5274:
Microelectronics: Design, Technology, and Packaging
Derek Abbott; Kamran Eshraghian; Charles A. Musca; Dimitris Pavlidis; Neil Weste, Editor(s)

© SPIE. Terms of Use
Back to Top