Share Email Print

Proceedings Paper

Reconfigurable hardware/software cosimulation platform for media processor
Author(s): Hao Wu; Peng Liu; Weidong Wang; Zhong Cai; Qingdong Yao
Format Member Price Non-Member Price
PDF $17.00 $21.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Hardware/software co-simulation is a key step in hardware/software co-design flow. In this paper, a reconfigurable co-simulation platform called MPSP for media processor is described. This platform can be configured on both hardware and software quickly to accommodate different media processor for different simulation specification. The design of co-simulation environment on MPSP is based on library. A reconfigurable IP library and a software pack with API interface are provided as a part of MPSP. Based on this platform, the FPGA based co-simulation processing is greatly accelerated.

Paper Details

Date Published: 19 April 2004
PDF: 9 pages
Proc. SPIE 5309, Embedded Processors for Multimedia and Communications, (19 April 2004); doi: 10.1117/12.527231
Show Author Affiliations
Hao Wu, Zhejiang Univ. (China)
Peng Liu, Zhejiang Univ. (China)
Weidong Wang, Zhejiang Univ. (China)
Zhong Cai, Zhejiang Univ. (China)
Qingdong Yao, Zhejiang Univ. (China)

Published in SPIE Proceedings Vol. 5309:
Embedded Processors for Multimedia and Communications
Subramania I. Sudharsanan; Michael Bove Jr.; Sethuraman Panchanathan, Editor(s)

© SPIE. Terms of Use
Back to Top