Share Email Print

Proceedings Paper

A 64 x 64 CMOS digital pixel array based on pulse-width analog-to-digital conversion with on-chip linearizing circuit
Author(s): Alistair J. Kitchen; Amine Bermak; Abdesselam Bouzerdoum
Format Member Price Non-Member Price
PDF $17.00 $21.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

This paper describes a 64 x 64 digital pixel array employing a pulse width analogue to digital conversion scheme. Each pixel contains a photodiode sensor, comparator and memory, and in conjuction with a central control circuit performs the analogue to digital conversion, by timing a pulse generated by the photodiode/comparator circuit. The control circuit produces data which compensates for this nonlinear relationship, resulting in a pixel parallel ADC operation. The digital image data can be read from the array non-destructively, with random access. The array is constructed in a standard 0.35 μm, 3.3 V digital CMOS process.

Paper Details

Date Published: 30 March 2004
PDF: 9 pages
Proc. SPIE 5274, Microelectronics: Design, Technology, and Packaging, (30 March 2004); doi: 10.1117/12.525558
Show Author Affiliations
Alistair J. Kitchen, Edith Cowan Univ. (Australia)
Amine Bermak, Hong Kong Univ. of Science and Technology (Hong Kong China)
Abdesselam Bouzerdoum, Edith Cowan Univ. (Australia)

Published in SPIE Proceedings Vol. 5274:
Microelectronics: Design, Technology, and Packaging
Derek Abbott; Kamran Eshraghian; Charles A. Musca; Dimitris Pavlidis; Neil Weste, Editor(s)

© SPIE. Terms of Use
Back to Top