Share Email Print
cover

Proceedings Paper

Hardening CMOS imagers: radhard-by-design or radhard-by-foundry
Author(s): Bedabrata Pain; Bruce R. Hancock; Thomas J. Cunningham; Suresh Seshadri; Chao Sun; Pavani Pedadda; Christopher J. Wrigley; Robert C. Stirbl
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

A comparative study between radhard-by-design and radhard-by-foundry approaches for radiation hardening of CMOS imagers is presented. Main mechanisms for performance degradation in CMOS imagers in a radiation environment are identified, and key differences between the radiation effects in CMOS imagers and that in digital logic circuits are explained. Design methodologies for implementation of CMOS imagers operating in a radiation environment are presented. By summarizing the performance results obtained from imagers implemented in both radhard-by-design and radhard-by-foundry approaches, the advantages and shortcomings of both approaches are identified. It is shown that neither approach presents an optimum solution. The paper concludes by discussing an alternate pathway to overcome these limitations and enable the next-generation high-performance radiation-hard CMOS imagers.

Paper Details

Date Published: 12 January 2004
PDF: 10 pages
Proc. SPIE 5167, Focal Plane Arrays for Space Telescopes, (12 January 2004); doi: 10.1117/12.512278
Show Author Affiliations
Bedabrata Pain, Jet Propulsion Lab. (United States)
Bruce R. Hancock, Jet Propulsion Lab. (United States)
Thomas J. Cunningham, Jet Propulsion Lab. (United States)
Suresh Seshadri, Jet Propulsion Lab. (United States)
Chao Sun, Jet Propulsion Lab. (United States)
Pavani Pedadda, Jet Propulsion Lab. (United States)
Christopher J. Wrigley, Jet Propulsion Lab. (United States)
Robert C. Stirbl, Jet Propulsion Lab. (United States)


Published in SPIE Proceedings Vol. 5167:
Focal Plane Arrays for Space Telescopes
Thomas J. Grycewicz; Craig R. McCreight, Editor(s)

© SPIE. Terms of Use
Back to Top