Share Email Print
cover

Proceedings Paper

Interfacial adhesive strength measurement in a multilayered two-level metal device structure
Author(s): Humayun R. Siddiqui; Vivian Ryan; Julie A. Shimer
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Decohesion of thin films in a multi-level metal IC device is an important reliability concern in semiconductor fabrication. In this study we report measurement of film stress and adhesive bond strength between films used to fabricate a two-level metal VLSI device. The device structure was simulated on Si wafers by sequential deposition of blanket films of LPCVD glass, aluminum, bilayer plasma TEOS interlevel dielectric, and aluminum. Film stress was calculated from wafer bow measurements and adhesive strength was measured using a micro-peel test. Our measurements for all the interfaces showed strong interfacial bonding, greater than the fracture strength of silicon. We also identified that the interface between two layers of plasma TEOS interlevel dielectric can be affected by processing conditions. To insure the robustness of the device structure, the adhesive strength of this interface was studied as a function of various processing parameters. Both individual and cumulative stresses for the device films were measured. The calculated intrinsic peel forces show that spontaneous adhesion failure at the device interfaces is unlikely for optimized processing conditions.

Paper Details

Date Published: 1 December 1991
PDF: 19 pages
Proc. SPIE 1596, Metallization: Performance and Reliability Issues for VLSI and ULSI, (1 December 1991); doi: 10.1117/12.51019
Show Author Affiliations
Humayun R. Siddiqui, AT&T Bell Labs. (United States)
Vivian Ryan, AT&T Bell Labs. (United States)
Julie A. Shimer, AT&T Bell Labs. (United States)


Published in SPIE Proceedings Vol. 1596:
Metallization: Performance and Reliability Issues for VLSI and ULSI
Gennady Sh. Gildenblat; Gary P. Schwartz, Editor(s)

© SPIE. Terms of Use
Back to Top