Share Email Print

Proceedings Paper

High-speed signal processing architectures using charge-coupled devices
Author(s): Jayabharat Boddu; Satish S. Udpa; Lalita Udpa; Shiu Chuen Chan
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The inherent speed and parallelism offered by many optical computational devices represent a distinct advantage over their electronic counterparts. Spatial Light Modulators (SLM) and the Charge Coupled Detectors (CCD) form an important class of such optoelectronic devices. This paper presents device structures using SLM/CCD devices for computing vector dot products. Since the computation of vector dot products constitutes one of the most heavily used operations in digital signal processing, such devices lend themselves well for very high speed signal processing applications. The versatility of the SLM/CCD devices is demonstrated by presenting several architectures for a scalar multiplier. An analytical model characterizing the performance of a SLM/CCD pair is presented. Examples involving the use of the device for signal processing applications is also given.

Paper Details

Date Published: 1 December 1991
PDF: 12 pages
Proc. SPIE 1562, Devices for Optical Processing, (1 December 1991); doi: 10.1117/12.50783
Show Author Affiliations
Jayabharat Boddu, Iowa State Univ. (United States)
Satish S. Udpa, Iowa State Univ. (United States)
Lalita Udpa, Iowa State Univ. (United States)
Shiu Chuen Chan, Iowa State Univ. (United States)

Published in SPIE Proceedings Vol. 1562:
Devices for Optical Processing
Debra M. Gookin, Editor(s)

© SPIE. Terms of Use
Back to Top