Share Email Print
cover

Proceedings Paper

Design technologies for DSP algorithm implementation on heterogeneous architectures
Author(s): John McAllister; Ying Yi; Roger F. Woods; Richard L. Walke; Darren Reilly; Kevin Colgan
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Computationally intensive digital signal processing (DSP) systems sometimes have real time requirements beyond that which programmable processor platform solutions, consisting of RISC and DSP processors, can achieve. The addition of Field Programmable Gate Array (FPGA) components to these platforms provides a configurable hardware resource where increased parallelism levels allow very large computational rates. Techniques to implement circuit architectures from signal flow graph (SFG) algorithm expression can produce highly efficient processor implementations. Applying folding transformations produces implementations where hardware resource usage is reduced at the possible expense of throughput. In this paper a new development methodology is presented which analyses the SFG algorithm to suggest appropriate folding techniques. By characterizing different folding techniques, a template circuit architecture can be created early in the design process which does not alter throughout the remainder of the implementation process. Retiming techniques applied to the algorithm SFG produces the properly timed implementation from the template. By applying this methodology, architectural exploration can be quickly and efficiently performed to generate a set of implementations (an 'implementation space’) to best meet the constraints of the system. When applied to a Normalised Lattice Filter design example, the results demonstrate high savings on FPGA resource usage, with little reduction in real time performance, demonstrating the implementation advantage of employing this methodology.

Paper Details

Date Published: 24 December 2003
PDF: 12 pages
Proc. SPIE 5205, Advanced Signal Processing Algorithms, Architectures, and Implementations XIII, (24 December 2003); doi: 10.1117/12.506954
Show Author Affiliations
John McAllister, Queen's Univ. Belfast (United Kingdom)
Ying Yi, Queen's Univ. Belfast (United Kingdom)
Roger F. Woods, Queen's Univ. Belfast (United Kingdom)
Richard L. Walke, QinetiQ Ltd. (United Kingdom)
Darren Reilly, Queen's University Belfast (United Kingdom)
Kevin Colgan, Queen's Univ. Belfast (United Kingdom)


Published in SPIE Proceedings Vol. 5205:
Advanced Signal Processing Algorithms, Architectures, and Implementations XIII
Franklin T. Luk, Editor(s)

© SPIE. Terms of Use
Back to Top