Share Email Print

Proceedings Paper

Interconnect effects in deep submicron implementation of high performance arithmetic architectures
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

The conventional trend in algorithm implementation has been the reliance on advancements in process technology in order to satisfy the ever-increasing demand for high-speed processors, and computational systems. As current device technology approaches sub-100nm minimum device size, not only does the device geometry decrease, but switching times, and operating voltages also scale down. These gains come at the expense of increased layout complexity, and a greater susceptibility to parasitic effects in the interconnections. In this paper we will briefly overview the challenges that digital designers will have to face in the imminent future, and will provide suggestions on algorithmic measures which may be taken in order to overcome some of these obstacles. To illustrate our point, we will present an analysis of a digital multiplication algorithm, which is predicted to outperform current schemes, for future technologies.

Paper Details

Date Published: 24 December 2003
PDF: 12 pages
Proc. SPIE 5205, Advanced Signal Processing Algorithms, Architectures, and Implementations XIII, (24 December 2003); doi: 10.1117/12.506651
Show Author Affiliations
Pedram Mokrian, Univ. of Windsor (Canada)
Graham A. Jullien, Univ. of Calgary (Canada)
Majid Ahmadi, Univ. of Windsor (Canada)

Published in SPIE Proceedings Vol. 5205:
Advanced Signal Processing Algorithms, Architectures, and Implementations XIII
Franklin T. Luk, Editor(s)

© SPIE. Terms of Use
Back to Top