Share Email Print
cover

Proceedings Paper

Hierarchical test pattern composition to testing a foveal imager ASIC
Author(s): Martin Gonzalez; Jose R. Salinas; Francisco J. Coslado; Pelegrin Camacho; Francisco Sandoval
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

The aim of this work is the test of an ASIC, intended for multiresolution images generation, with high fault coverage and low number of patterns, looking for the improvement of the results obtained with other tools. The circuit includes a embedded SRAM block used to implement several internal FIFO structures. This RAM block has been generated with the 'Memory Compiler Systems' supplied by AMS, and does not includes BIST logic, so the strategy was to generate and insert the BIST logic to completely test the RAM operation. The original test algorithm proposed by the foundry support center, has been modified for a thorough verification. Also, to achieve the controllability and observability of the shadow logic connected to the RAM outputs and inputs respectively, the necessary test logic around the embedded block has been inserted. Once the test of the RAM has been guaranteed the remaining logic needs to be tested. To accomplish this task the full scan path approach has been selected, and a hierarchical bottom-up methodology has been followed to generate the test patterns. The ATPG commercial tools ( Synopsys Test Compiler) has been used only to generate the patterns for the lowest level modules of the hierarchy tree. Making the appropriate design partitioning (basically defining the modules with registered outputs), the patterns for the upper level modules can be easily composed. Several appropriate configurations for this smart partitioning has been identified and defined. Using a simple composing technique we can obtain a considerable reduction above 37% in the number of patterns with a negligible fault coverage decrease and hardware overhead.

Paper Details

Date Published: 21 April 2003
PDF: 9 pages
Proc. SPIE 5117, VLSI Circuits and Systems, (21 April 2003); doi: 10.1117/12.501392
Show Author Affiliations
Martin Gonzalez, Univ. de Malaga (Spain)
Jose R. Salinas, Univ. de Malaga (Spain)
Francisco J. Coslado, Univ. de Malaga (Spain)
Pelegrin Camacho, Univ. de Malaga (Spain)
Francisco Sandoval, Univ. de Malaga (Spain)


Published in SPIE Proceedings Vol. 5117:
VLSI Circuits and Systems
Jose Fco. Lopez; Juan A. Montiel-Nelson; Dimitris Pavlidis, Editor(s)

© SPIE. Terms of Use
Back to Top