Share Email Print

Proceedings Paper

Spin-on-glass/phosphosilicate glass etchback planarization process for 1.0 um CMOS technology
Author(s): Elizabeth Bogle-Rohwer; James E. Nulty; Wileen Chu; Andrew Cohen
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Studies of SOG/oxide planarization etch back processes have shown that micro loading effects play a major role in shifting selectivity of the etch at the SOG/oxide interface thereby causing the wafer to lose its asspun level of pianarization. This paper describes recent work performed to improve an SOG/PSG etchback planarizatiori process used in production on 1. O/m geome tries. The etchback planarization process is run in a Drytek Model 616 etch system using a triode chamber. In the study the effect of CHF3 C2F6 SF6 and CF4 gas chemistries on etch planarization are examined. Results of these experiments and how they compare to the original production etchback planarization process are discussed.

Paper Details

Date Published: 1 March 1991
PDF: 11 pages
Proc. SPIE 1392, Advanced Techniques for Integrated Circuit Processing, (1 March 1991); doi: 10.1117/12.48923
Show Author Affiliations
Elizabeth Bogle-Rohwer, Drytek/General Signal (United States)
James E. Nulty, Drytek/General Signal (United States)
Wileen Chu, National Semiconductor Corp. (United States)
Andrew Cohen, National Semiconductor Corp. (United States)

Published in SPIE Proceedings Vol. 1392:
Advanced Techniques for Integrated Circuit Processing
James A. Bondur; Terry R. Turner, Editor(s)

© SPIE. Terms of Use
Back to Top