Share Email Print
cover

Proceedings Paper

65-nm full-chip implementation using double dipole lithography
Author(s): Stephen D. Hsu; J. Fung Chen; Noel Cororan; William T. Knose; Douglas J. Van Den Broeke; Thomas L. Laidig; Kurt E. Wampler; Xuelong Shi; Michael Hsu; Mark Eurlings; Jo Finders; Tsann-Bim Chiou; Robert John Socha; Will Conley; Yen Wu Hsieh; Steve Tuan; Frank Hsieh
Format Member Price Non-Member Price
PDF $17.00 $21.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Double Dipole Lithography (DDL) has been demonstrated to be capable of patterning complex 2D patterns. Due to inherently high aerial imaging contrast, especially for dense features, we have found that it has a very good potential to meet manufacturing requirements for the 65nm node using ArF binary chrome masks. For patterning in the k1<0.35 regime without resorting to hard phase-shift masks (PSMs), DDL is one unique Resolution Enhancement Technique (RET) which can achieve an acceptable process window. To utilize DDL for printing actual IC devices, the original design data must be decomposed into “vertical (V)” and “horizontal (H)” masks for the respective X- and Y-dipole exposures. An improved two-pass, model-based, DDL mask data processing methodology has been established. It is capable of simultaneously converting complex logic and memory mask patterns into DDL compatible mask layout. To maximize the overlapped process window area, we have previously shown that the pattern-shielding algorithm must be intelligently applied together with both Scattering Bars (SBs) and model-based OPC (MOPC). Due to double exposures, stray light must be well-controlled to ensure uniform printing across the entire chip. One solution to minimize stray light is to apply large patches of solid chrome in open areas to reduce the background transmission during exposure. Unfortunately, this is not feasible for a typical clear-field poly gate masks to be patterned by a positive resist process. In this work, we report a production-worthy DDL mask pattern decomposition scheme for full-chip application. A new generation of DDL technology reticle set has been developed to verify the printing performance. Shielding is a critical part of the DDL. An innovative shielding scheme has been developed to protect the critical features and minimize the impact of stray light during double exposure.

Paper Details

Date Published: 26 June 2003
PDF: 17 pages
Proc. SPIE 5040, Optical Microlithography XVI, (26 June 2003); doi: 10.1117/12.485445
Show Author Affiliations
Stephen D. Hsu, ASML (United States)
J. Fung Chen, ASML (United States)
Noel Cororan, ASML (United States)
William T. Knose, ASML (United States)
Douglas J. Van Den Broeke, ASML MaskTools, Inc. (United States)
Thomas L. Laidig, ASML MaskTools, Inc. (United States)
Kurt E. Wampler, ASML MaskTools, Inc. (United States)
Xuelong Shi, ASML MaskTools, Inc. (United States)
Michael Hsu, ASML MaskTools, Inc. (United States)
Mark Eurlings, ASML (Netherlands)
Jo Finders, ASML (Taiwan)
Tsann-Bim Chiou, ASML (Taiwan)
Robert John Socha, ASML (United States)
Will Conley, Motorola, Inc. (United States)
Yen Wu Hsieh, Toppan Chunghwa Electronics Co., Ltd. (Taiwan)
Steve Tuan, Toppan Chunghwa Electronics Co., Ltd. (Taiwan)
Frank Hsieh, Toppan Chunghwa Electronics Co., Ltd. (Taiwan)


Published in SPIE Proceedings Vol. 5040:
Optical Microlithography XVI
Anthony Yen, Editor(s)

© SPIE. Terms of Use
Back to Top