Share Email Print
cover

Proceedings Paper

Assessing technology options for 65-nm logic circuits
Author(s): Dipankar Pramanik; Michel L. Cote; Kevin Beaudette; Valery Axelrad
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The 2001 ITRS roadmap identified the need for tight coupling of design technology with manufacturing technology in order to ensure the successful production of circuits fabricated at the 65nm technology node. The design creation process for 65nm needs to efficiently explore the interaction between device, cell design and manufacturability. Using fast simulation tools for device and lithography simulation and an automated tool for standard cell generation, various process and cell architectural options were investigated. The average and standard deviation of line width had to be matched to the type of application because of the direct relationship between leakage current and performance. Best process latitude for poly line widths is achieved with Full Phase technology. It is shown that by matching design rules to the Full Phase capabilities and using automated layout tools, manufacturabilty could be optizmed without hurting density or performance.

Paper Details

Date Published: 10 July 2003
PDF: 12 pages
Proc. SPIE 5042, Design and Process Integration for Microelectronic Manufacturing, (10 July 2003); doi: 10.1117/12.485256
Show Author Affiliations
Dipankar Pramanik, Synopsys, Inc. (United States)
Michel L. Cote, Synopsys, Inc. (United States)
Kevin Beaudette, Synopsys, Inc. (United States)
Valery Axelrad, Sequoia Design Systems, Inc. (United States)


Published in SPIE Proceedings Vol. 5042:
Design and Process Integration for Microelectronic Manufacturing
Alexander Starikov, Editor(s)

© SPIE. Terms of Use
Back to Top