Share Email Print
cover

Proceedings Paper

Characterization and reduction of copper chemical-mechanical-polishing-induced scratches
Author(s): Tai Yong Teo; Wang Ling Goh; Lup San Leong; Victor Seng Keong Lim; Tak Yan Tse; Lap Chan
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

The formation of scratches during the chemical mechanical polishing (CMP) of Copper (Cu) interconnects is inevitable. As interconnect dimensions shrink with each successive technology node, the impact of these CMP induced scratches is expected to become more severe. A three-step Cu CMP process was investigated in terms of scratch formation on the various polishing platens. Two characteristic types of microscratches can be found after the Cu CMP process. They are long microscratches and triangle microscratches. The study shows that the microscratches generated by platen 1 tend to be deeper than those generated by platen 2, and they can remain even after passing through platens two and three. The effects of polishing pressure and polishing speed on microscratch formations are unclear. Therefore, the most likely reason for platen 1 generating deeper microscratches is due to the use of larger and harder abrasive particles. In addition, it was also noticed that the occurrence of microscratches could increase due to the agglomeration of alumina abrasive particles into larger particles. Flushing off the stagnant slurry in the slurry line to remove the agglomerated abrasive particles prior to actual polishing is effective in reducing the incidence of scratching.

Paper Details

Date Published: 15 July 2003
PDF: 9 pages
Proc. SPIE 5041, Process and Materials Characterization and Diagnostics in IC Manufacturing, (15 July 2003); doi: 10.1117/12.485223
Show Author Affiliations
Tai Yong Teo, Nanyang Technological Univ. (Singapore)
Wang Ling Goh, Nanyang Technological Univ. (Singapore)
Lup San Leong, Chartered Semiconductor Manufacturing, Ltd. (Singapore)
Victor Seng Keong Lim, Chartered Semiconductor Manufacturing, Ltd. (Singapore)
Tak Yan Tse, Chartered Semiconductor Manufacturing, Ltd. (Singapore)
Lap Chan, Chartered Semiconductor Manufacturing, Ltd. (Singapore)


Published in SPIE Proceedings Vol. 5041:
Process and Materials Characterization and Diagnostics in IC Manufacturing
Kenneth W. Tobin; Iraj Emami, Editor(s)

© SPIE. Terms of Use
Back to Top