Share Email Print
cover

Proceedings Paper

Critical dimension (CD) control in 157-nm lithography
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

This paper describes the investigation on the feasibility of current coater/developer processes to the 157-nm lithography from the viewpoint of critical dimension (CD) control. The effect of coating, bake, and development process on the CD of a 157-nm resist, where fluorine is introduced in the side chain, is studied. A KrF and ArF resist is also used for comparison. Firstly, as for the coating process, the coverage performance and the film thickness uniformity of the 157-nm resist shows that the current coating methods are feasible to 157-nm resist, even though the 157-nm resist is highly hydrophobic. Secondly, as for the bake process, the post exposure bake (PEB) temperature dependence of CD for the 157-nm resist is found to be lower than that for 248 and 193-nm resist. This means that our current PEB temperature control system, which is suitable for 248 or 193-nm resist, is also effective for the 157-nm resist. Thirdly, as for the development process, it is found that a static puddle formation process shows a smaller line edge roughness (LER) than a dynamic puddle formation process. Therefore, the static puddle formation process, with the use of linear drive (LD) developer nozzle for instance, is attractive for the 157-nm resist process. Lastly, from the viewpoint of contamination control, it is found that the amine level should be controlled to be less than 0.1ppb in order to prevent the CD change during post exposure delay (PED) for the 157-nm resist.

Paper Details

Date Published: 12 June 2003
PDF: 10 pages
Proc. SPIE 5039, Advances in Resist Technology and Processing XX, (12 June 2003); doi: 10.1117/12.485057
Show Author Affiliations
Shinya Hori, Tokyo Electron Kyushu Ltd. (Japan)
Kosuke Yoshihara, Tokyo Electron Kyushu Ltd. (Japan)
Hideharu Kyoda, Tokyo Electron Kyushu Ltd. (Japan)
Hidefumi Matsui, Tokyo Electron Ltd. (Japan)
Takamitsu Furukawa, Semiconductor Leading Edge Technologies, Inc. (Japan)
Seiro Miyoshi, Semiconductor Leading Edge Technologies, Inc. (Japan)
Etsurou Kawaguchi, Semiconductor Leading Edge Technologies, Inc. (Japan)
Toshiro Itani, Semiconductor Leading Edge Technologies, Inc. (Japan)


Published in SPIE Proceedings Vol. 5039:
Advances in Resist Technology and Processing XX
Theodore H. Fedynyshyn, Editor(s)

© SPIE. Terms of Use
Back to Top