Share Email Print
cover

Proceedings Paper

Challenges of image placement and overlay at the 90-nm and 65-nm nodes
Author(s): Walter J. Trybula
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

The technology acceleration of the ITRS Roadmap has many implications on both the semiconductor supplier community and the manufacturers. INTERNATIONAL SE-MATECH has been leading and supporting efforts to investigate the impact of the tech-nology introduction. This paper examines the issue of manufacturing tolerances available for image placement on adjacent critical levels (overlay) at the 90nm and 65nm technol-ogy nodes. The allowable values from the 2001 release of the ITRS Roadmap are 32nm for the 90nm node, and 23nm for the 65nm node. Even the 130nm node has overlay requirements of only 46nm. Employing tolerances that can be predicted, the impact of existing production/processing tolerance accumulation can provide an indication of the challenges facing the manufacturer in the production of 90nm and 65nm Node devices.

Paper Details

Date Published: 2 June 2003
PDF: 7 pages
Proc. SPIE 5038, Metrology, Inspection, and Process Control for Microlithography XVII, (2 June 2003); doi: 10.1117/12.485036
Show Author Affiliations
Walter J. Trybula, International SEMATECH (United States)


Published in SPIE Proceedings Vol. 5038:
Metrology, Inspection, and Process Control for Microlithography XVII
Daniel J. Herr, Editor(s)

© SPIE. Terms of Use
Back to Top