Share Email Print
cover

Proceedings Paper

Design of a low-power lifting-based coprocessor for mobile multimedia applications
Author(s): Philip P. Dang; Paul M. Chau
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

This paper presents an efficient VLSI implementation of a lifting coprocessor for mobile multimedia applications. To reduce the hardware complexity, we designed and implemented rational lifting coefficients. This approach allows the floating-point arithmetic units to be replaced by the integer arithmetic units in the design. Consequently, footprint and power consumption of the coprocessor are reduced. To improve the throughput of system, a fully pipelined parallel architecutre is designed. With the rational coefficients and parallel approaches, the proposed lifting coprocessor provides efficient computing power but requires very low power consumtion. The lifitng scheme coprocessor was implemented in VHDL using HCMOS8D 0.18 μm technology. It can run at 25 MHz withthe power supply of 1.55 volt and requires only 1.191 mW.

Paper Details

Date Published: 7 May 2003
PDF: 12 pages
Proc. SPIE 5022, Image and Video Communications and Processing 2003, (7 May 2003); doi: 10.1117/12.476233
Show Author Affiliations
Philip P. Dang, Univ. of California/San Diego (United States)
Paul M. Chau, Univ. of California/San Diego (United States)


Published in SPIE Proceedings Vol. 5022:
Image and Video Communications and Processing 2003
Bhaskaran Vasudev; T. Russell Hsing; Andrew G. Tescher; Touradj Ebrahimi, Editor(s)

© SPIE. Terms of Use
Back to Top