Share Email Print
cover

Proceedings Paper

Methodology for defect impact studies under conditions of low sampling statistics
Author(s): Andrew Skumanich; Elmira Ryabova
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

A methodology is described which determines the kill rate of defects based on electrical testing using a short loop yield monitoring under conditions of low statistics. The results provide a quantitative means to rank the importance of defects as well as the effectiveness of the inspection strategy. Electrical test results form specifically designed test patterns for interconnect structures and correlated with optical defect inspection data to quantify the kill rates of various defects. A unique and important features of the approach is the use of deliberately introduced defects to study the impact at specific process points. The use of controlled defect inspection at each process step allows an improved statical analysis for low coverage inspection plans. The wafers are optically process step allows an improved statistical analysis for low coverage inspection plans. The wafers are optically inspected at all process steps and reviewed with an automated SEM. The defects are tracked and a defect Pareto is established. The defect management system provides direct correlations between electrical fails and optical defects. It appears that particles that occur at early stages in the process have an enhanced impact because of a potential size amplification effect. With the impact quantified, optimized inspection and defect reduction plans can be implemented.

Paper Details

Date Published: 12 July 2002
PDF: 12 pages
Proc. SPIE 4692, Design, Process Integration, and Characterization for Microelectronics, (12 July 2002); doi: 10.1117/12.475646
Show Author Affiliations
Andrew Skumanich, Applied Materials (United States)
Elmira Ryabova, Applied Materials (United States)


Published in SPIE Proceedings Vol. 4692:
Design, Process Integration, and Characterization for Microelectronics
Alexander Starikov; Kenneth W. Tobin; Alexander Starikov, Editor(s)

© SPIE. Terms of Use
Back to Top