Share Email Print

Proceedings Paper

Power-speed trade-off in parallel prefix circuits
Author(s): Sirirut Vanichayobon; Sudarshan K. Dhall; S. Lakshmivarahan; John K. Antonio
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Optimizing area and speed in parallel prefix circuit have been considered important for a long time. The issue of power consumption in these circuits, however, has not been addressed. The paper presents a comparative study of different parallel prefix circuits form the point of view of power-speed trade-off. The power consumption and the power-delay product of seven parallel prefix circuits were compared. A linear output capacitance assumption, combined with PSpice simulations, is used to investigate the power consumption in the parallel prefix circuits. The degrees of freedom studied include different parallel prefix algorithms and voltage scaling. The results show that the use of the linear output capacitance assumption provides results that are consistent with those obtained using PSpice simulations. The study can help identify parallel prefix algorithms with the desirable power consumption with a given throughput.

Paper Details

Date Published: 25 June 2002
PDF: 12 pages
Proc. SPIE 4863, Java/Jini Technologies and High-Performance Pervasive Computing, (25 June 2002); doi: 10.1117/12.472935
Show Author Affiliations
Sirirut Vanichayobon, Univ. of Oklahoma (United States)
Sudarshan K. Dhall, Univ. of Oklahoma (United States)
S. Lakshmivarahan, Univ. of Oklahoma (United States)
John K. Antonio, Univ. of Oklahoma (United States)

Published in SPIE Proceedings Vol. 4863:
Java/Jini Technologies and High-Performance Pervasive Computing
Guang R. Gao; Ken Arnold; Guang R. Gao; Sudipto Ghosh, Editor(s)

© SPIE. Terms of Use
Back to Top