Share Email Print
cover

Proceedings Paper

Design of a 622Mb/s 16-channel CMOS optical transceiver array
Author(s): Hee-Hyun Lee; Sung-Jae Jung; Heung-Soo Kim; Doo-Gun Kim; Young-Wan Choi
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

We describe design of 622 Mb/s 16-channel CMOS optical transceiver array using the 0.35 micrometers CMOS technology. The transceiver array consists of Laser Diode (LD) driver and limiting amplifier with trans-impedance amplifier. CMOS LD driver offers the capability of independent dc and modulation current adjustments. The dc circuit used to pre- bias LD is adjustable for the dc current at a range of 0~30 mA. Because each amplifier block is dc-coupled, there are several sources of nonlinearity in the amplifier chains. These problems deteriorate the magnitude and timing performance. In order to solve these problems, we employ a compensate circuit which consists of positive and negative peak detectors and decision comparator. This scheme forces the data to be sliced in the middle eliminating timing errors. With this design technique, we have succeeded in developing a CMOS optical transceiver array with a high performance.

Paper Details

Date Published: 3 June 2002
PDF: 8 pages
Proc. SPIE 4652, Optoelectronic Interconnects, Integrated Circuits, and Packaging, (3 June 2002); doi: 10.1117/12.469556
Show Author Affiliations
Hee-Hyun Lee, Chung-Ang Univ. (South Korea)
Sung-Jae Jung, Chung-Ang Univ. (South Korea)
Heung-Soo Kim, Chung-Ang Univ. (South Korea)
Doo-Gun Kim, Chung-Ang Univ. (South Korea)
Young-Wan Choi, Chung-Ang Univ. (South Korea)


Published in SPIE Proceedings Vol. 4652:
Optoelectronic Interconnects, Integrated Circuits, and Packaging
Louay A. Eldada; Randy A. Heyler; John R. Rowlette; John R. Rowlette; Randy A. Heyler, Editor(s)

© SPIE. Terms of Use
Back to Top