Share Email Print

Proceedings Paper

On-chip synchronous detection for CMOS BDJ optical detector
Author(s): Guo Neng Lu; Gerard Sou; A. Aubert; G. Carrillo; A. El Mourabit
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

On-chip electronics performing weak-signal recovery for CMOS BDJ (Buried Double p-n Junction) optical detector is proposed. It includes two identical channels for simultaneous processing of both detector's output signals in continuous-time configuration. Each channel consists of a transimpedance amplifier, a fully differential amplifier, a multiplier and a low-pass filter, thus performing low-noise preamplification and synchronous demodulation. Some key building blocks have been designed with performance optimization. In order to validate the proposed architecture, to verify the system operation and to estimate its performances and characteristics, system-level simulations have been carried out. It has been evaluated that, in a typical case, the integrated system can detect an input optical signal of 21 fW/mm2.

Paper Details

Date Published: 19 April 2002
PDF: 10 pages
Proc. SPIE 4755, Design, Test, Integration, and Packaging of MEMS/MOEMS 2002, (19 April 2002); doi: 10.1117/12.462813
Show Author Affiliations
Guo Neng Lu, Univ. Claude Bernard Lyon I (France)
Gerard Sou, Univ. Pierre et Marie Curie (France)
A. Aubert, INSA-Lyon (France)
G. Carrillo, Univ. Claude Bernard Lyon I (France)
A. El Mourabit, Univ. Claude Bernard Lyon I (France)

Published in SPIE Proceedings Vol. 4755:
Design, Test, Integration, and Packaging of MEMS/MOEMS 2002
Bernard Courtois; Jean Michel Karam; Karen W. Markus; Bernd Michel; Tamal Mukherjee; James A. Walker, Editor(s)

© SPIE. Terms of Use
Back to Top