Share Email Print

Proceedings Paper

Multilevel qualitative reasoning in CMOS circuit analysis
Author(s): Neeraj Kaul; Gautam Biswas
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

This paper develops a qualitative reasoning methodology for problem solving at multiple levels of abstraction. The goal is to address two important control issues in the behavior generation process: (i) the selection problem, which deals with the right level of detail to solve a problem, and (ii) the efficiency problem, which deals with information transfer from higher levels of abstraction to focus problem solving at more detailed levels. The CMOS digital circuit domain is used as a test bed to illustrate the methodologies developed.

Paper Details

Date Published: 1 March 1991
PDF: 12 pages
Proc. SPIE 1468, Applications of Artificial Intelligence IX, (1 March 1991); doi: 10.1117/12.45466
Show Author Affiliations
Neeraj Kaul, Vanderbilt Univ. (United States)
Gautam Biswas, Vanderbilt Univ. (United States)

Published in SPIE Proceedings Vol. 1468:
Applications of Artificial Intelligence IX
Mohan M. Trivedi, Editor(s)

© SPIE. Terms of Use
Back to Top