Share Email Print
cover

Proceedings Paper

Design of an analog VLSI chip for a neural network target tracker
Author(s): Chiewcharn Narathong; Rafael M. Inigo
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Real—time visual tracking is a difficult problem requiring high speed processing. Neural networks have shown great potential for solving the problem. We have recently reported a two—layer Hopfield—Tank (HT) network implementation of a fast tracking algorithm capable of estimating displacements from a sequence of images [1]. In this paper we have taken a step further. That is, we have designed a custom analog VLSI chip capable of computing target motion parameters. To date, a number of researchers have constructed small—scale networks with less than 100 neurons as well as large—scale networks with up to 1000 neurons, both with feedback and feedforward architectures [2,3]. Small networks have been limited in size by VLSI real— estate considerations as well as its internal wiring. Large network have been constructed using "building block" paradigms. These building blocks are known as synapse and neuron. A synapse chip contains many synapse cells. Similarly, a neuron chip contains only neuron cells. A neuroprocessor is formed by connecting many of these chips together. Signals are routed off—chip. Hence, speed is slower than a single chip design. However, a large network with different architectures can be implemented with these building blocks. Our design is based on a single chip design. The single chip design was chosen in order to satisfy the high speed required for our application. This paper first briefly presents the overall architecture of the network. Individual cell design then follows together with its SPICE simulations.

Paper Details

Date Published: 1 June 1991
PDF: 9 pages
Proc. SPIE 1452, Image Processing Algorithms and Techniques II, (1 June 1991); doi: 10.1117/12.45411
Show Author Affiliations
Chiewcharn Narathong, Univ. of Wisconsin/Platteville (United States)
Rafael M. Inigo, Univ. of Virginia (United States)


Published in SPIE Proceedings Vol. 1452:
Image Processing Algorithms and Techniques II
Mehmet Reha Civanlar; Sanjit K. Mitra; Robert J. Moorhead, Editor(s)

© SPIE. Terms of Use
Back to Top