Share Email Print

Proceedings Paper

High efficient simulation environment for HDTV video decoder in VLSI design
Author(s): Xun Mao; Wei Wang; Huimin Gong; Yan Li He; Jian Lou; Lu Yu; Qingdong Yao; Peter Pirsch
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

With the increase of the complex of VLSI such as the SoC (System on Chip) of MPEG-2 Video decoder with HDTV scalability especially, simulation and verification of the full design, even as high as the behavior level in HDL, often proves to be very slow, costly and it is difficult to perform full verification until late in the design process. Therefore, they become bottleneck of the procedure of HDTV video decoder design, and influence it's time-to-market mostly. In this paper, the architecture of Hardware/Software Interface of HDTV video decoder is studied, and a Hardware-Software Mixed Simulation (HSMS) platform is proposed to check and correct error in the early design stage, based on the algorithm of MPEG-2 video decoding. The application of HSMS to target system could be achieved by employing several introduced approaches. Those approaches speed up the simulation and verification task without decreasing performance.

Paper Details

Date Published: 4 January 2002
PDF: 9 pages
Proc. SPIE 4671, Visual Communications and Image Processing 2002, (4 January 2002); doi: 10.1117/12.453023
Show Author Affiliations
Xun Mao, Univ. Hannover (Germany)
Wei Wang, Zhejiang Univ. (China)
Huimin Gong, Zhejiang Univ. (China)
Yan Li He, Zhejiang Univ. (China)
Jian Lou, Zhejiang University (China)
Lu Yu, Zhejiang Univ. (China)
Qingdong Yao, Zhejiang Univ. (China)
Peter Pirsch, Univ. Hannover (Germany)

Published in SPIE Proceedings Vol. 4671:
Visual Communications and Image Processing 2002
C.-C. Jay Kuo, Editor(s)

© SPIE. Terms of Use
Back to Top