Share Email Print
cover

Proceedings Paper

Focal plane processor with a digital video output for InSb detectors
Author(s): Shimon Elkind; Amnon Adin; Itsik Nevo; Arkady Marhasev
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

A high performance FPP for a 640x512 infrared detector has been developed at SCD, comprising an internal analog to digital conversion. The conversion resolution is 13/15 bits, selectable via a serial communication channel. The focal plane power dissipation at an output rate of 100 Frames per Second is less than 130mW, yielding about 0.1 pJ/conversion bit. A 0.5 micron double poly triple metal process was used, yielding a pixel capacity of greater or equal to 13 Me-. The serial communication link enables also user control of the operating modes, full-scale range gain and windowing. The processor is designed as a multi-chip system with an external FPGA, enabling an un-usual flexibility and easy adaptation to the external system.

Paper Details

Date Published: 23 January 2003
PDF: 8 pages
Proc. SPIE 4820, Infrared Technology and Applications XXVIII, (23 January 2003); doi: 10.1117/12.451341
Show Author Affiliations
Shimon Elkind, SCD Semi Conductor Devices (Israel)
Amnon Adin, SCD Semi Conductor Devices (Israel)
Itsik Nevo, SCD Semi Conductor Devices (Israel)
Arkady Marhasev, SCD Semi Conductor Devices (Israel)


Published in SPIE Proceedings Vol. 4820:
Infrared Technology and Applications XXVIII
Bjorn F. Andresen; Gabor F. Fulop; Marija Strojnik, Editor(s)

© SPIE. Terms of Use
Back to Top