Share Email Print
cover

Proceedings Paper

Demonstrating optoelectronic interconnect in a FPGA-based prototype system using flip-chip mounted 2D arrays of optical components and 2D POF-ribbon arrays as optical pathways
Author(s): Marnik Brunfaut; Wim Meeus; Jan M. Van Campenhout; Richard Annen; Patrick Zenklusen; Hans M. Melchior; Ronny Bockstaele; Luc Vanwassenhove; Jonathan L. Hall; Bjorn Wittman; Andreas Neyer; Paul L. Heremans; Jan Van Koetsem; Roger King; Hugo Thienpont; Roel G. Baets
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Architectural studies have identified field-programmable gate arrays (FPGA) as a class of general-purpose very large scale integration components that could benefit from the introduction at the logic level of state-of-the-art massively parallel optical inter-chip interconnections. In this paper, we present a small-scale optoelectronic multi-FPGA demonstrator in which three optoelectronic enhanced FPGAs are interconnected by 2D Plastic Optical Fiber (POF) ribbon arrays. The full-custom FPGA chips consisting of an 8 X 8 array of very simple programmable logic cells are equipped with two optical sources and two receivers per FPGA cell yielding a maximum of 256 optical links per chip. The optical links are designed for signaling rates of 80 to 100 Mbit/s (160 to 200 Mbaud using Manchester coded data) compatible with the maximum clock frequency of the, in 0.6 micrometers CMOS implemented, FPGA chips. The results of parallel link experiments between such modules with both VCSELs and LEDs as sources will be shown. A large scale parallel bit error rate experiment at 90 Mbit/s/channel between two half-populated VCSEL-based FPGA modules with 112 of their 128 channels operational at bit error rates below 10-13 on all active channels (approximately equals 10 Gbit/s/chip) proves the feasibility of this approach. We first briefly discuss the general architecture and the realization of the optoelectronic FPGA demonstrator system. We then present measurement results on the available modules, followed by some conclusions on this work.

Paper Details

Date Published: 13 December 2001
PDF: 12 pages
Proc. SPIE 4455, Micro- and Nano-optics for Optical Interconnection and Information Processing, (13 December 2001); doi: 10.1117/12.450437
Show Author Affiliations
Marnik Brunfaut, Univ. Gent (Belgium)
Wim Meeus, Univ. Gent (Belgium)
Jan M. Van Campenhout, Univ. Gent (Belgium)
Richard Annen, ETH Zurich (Switzerland)
Patrick Zenklusen, ETH Zurich (Switzerland)
Hans M. Melchior, ETH Zurich (Switzerland)
Ronny Bockstaele, Univ. Gent (Belgium)
Luc Vanwassenhove, Univ. Gent (Belgium)
Jonathan L. Hall, Caswell Technology (United States)
Bjorn Wittman, Univ. Dortmund (Germany)
Andreas Neyer, Univ. Dortmund (Germany)
Paul L. Heremans, IMEC (Belgium)
Jan Van Koetsem, Framatome Connectors International (Belgium)
Roger King, Univ. Ulm (Germany)
Hugo Thienpont, Vrije Univ. Brussel (Belgium)
Roel G. Baets, Univ. Gent (Belgium)


Published in SPIE Proceedings Vol. 4455:
Micro- and Nano-optics for Optical Interconnection and Information Processing
Mohammad R. Taghizadeh; Hugo Thienpont; Ghassan E. Jabbour, Editor(s)

© SPIE. Terms of Use
Back to Top