Share Email Print

Proceedings Paper

3.5-Gb/s 0.35-um CMOS data decision IC
Author(s): Zheng Gu; Zhigong Wang; Huan Wang; Rui Tao; Tingting Xie; Shizhong Xie; Yi Dong
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

A data decision IC is designed for STM-16 SDH-systems. A differential high-speed master-slave DFF is used for the decision function. Wide-band high-gain amplifiers are used for input and output data buffers to obtain high sensitivity and sufficient drive capability. The chip was realized in a 0.35-μm CMOS foundry technology. The chip size is 0.7x0.8mm2.The supply voltage is 5 V and the current is 50mA. A working data rate of higher than 3.5Gb/s has been measured. The sensitivity is as low as 10~20mV.

Paper Details

Date Published: 16 October 2001
PDF: 4 pages
Proc. SPIE 4603, Fiber Optics and Optoelectronics for Network Applications, (16 October 2001); doi: 10.1117/12.444577
Show Author Affiliations
Zheng Gu, Southeast Univ. (China)
Zhigong Wang, Southeast Univ. (China)
Huan Wang, Southeast Univ. (China)
Rui Tao, Southeast Univ. (China)
Tingting Xie, Southeast Univ. (China)
Shizhong Xie, Tsinghua Univ. (China)
Yi Dong, Tsinghua Univ. (China)

Published in SPIE Proceedings Vol. 4603:
Fiber Optics and Optoelectronics for Network Applications

© SPIE. Terms of Use
Back to Top