Share Email Print
cover

Proceedings Paper

Maximizing poling efficiency of a 3-layer NLO polymer-based structure using conductive polymer cladding layers
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Conductive cladding layers for electrode poled nonlinear optic (NLO) polymer waveguides have been investigated for use in electro-optic (EO) switching devices. Dropping most of the poling field across the NLO core material optimized poling efficiencies, which in turn allows for lower poling voltages and in-situ poling. In addition, this method has the potential for realizing higher EO coefficients, shorter devices, and lower operating voltages than conventional devices with passive claddings. Poling efficiency enhancement has been achieved for 2-layer structures resulting in the lowest poling voltage to date, 300 V, for a 2 micrometers thick NLO polymer core layer and a 2 micrometers thick Baytron P/PVA)polyethylene dioxythiphene/polystyrene sulfonate in polyvinyl alcohol) conductive cladding layer. This has rendered up to 13 times increase in the effective EO coefficient. New results are presented from extending the concept to 3-layer device structures using the conductive polymer material for both the top and bottom cladding. Our results show that conductive claddings for NLO polymer waveguides will be realizable in actual devices.

Paper Details

Date Published: 16 May 2001
PDF: 7 pages
Proc. SPIE 4290, Optoelectronic Integrated Circuits and Packaging V, (16 May 2001); doi: 10.1117/12.426918
Show Author Affiliations
Jeremy B. Huddleston, Univ. of Dayton (United States)
James G. Grote, Air Force Research Lab. (United States)
Robert L. Nelson, Air Force Research Lab. (United States)
John S. Zetts, Air Force Research Lab. (United States)
Frank Kenneth Hopkins, Air Force Research Lab. (United States)


Published in SPIE Proceedings Vol. 4290:
Optoelectronic Integrated Circuits and Packaging V
Randy A. Heyler; James G. Grote; Randy A. Heyler, Editor(s)

© SPIE. Terms of Use
Back to Top