Share Email Print
cover

Proceedings Paper

Extended VLIW processor for real-time imaging
Author(s): Keiichi Sakai; Itaru Fujiwara; Tadashi Ae
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

We propose EVLIW as a new processor architecture which is designed for general purpose processing and is suitable especially for real-time image processing. The processor architecture is a VLIW, but it has more functional units than the generic VLIW processor has. The EVLIW consists of the interconnection network for connecting the neighbor and of functional units, which are more primitive than in the generic VLIW processor. Some of general-purpose processors in the market includes several processing units, e.g. the same four single precision floating-point or four 16bit-word integer units for Intel processor with SSE/MMX, where the four units do the same operation with the four different data. In the image processing, the data are processed in parallel, where the operating is not complicated an only the high-speed processing is usually required. We have tried a simple image processing using Intel's processor with SSE/MMX and summarize the results. In this paper, we describe a new architecture for real-time imaging, and its design, comparing with Intel's processor with SSE/MMX.

Paper Details

Date Published: 27 April 2001
PDF: 8 pages
Proc. SPIE 4303, Real-Time Imaging V, (27 April 2001); doi: 10.1117/12.424955
Show Author Affiliations
Keiichi Sakai, Hiroshima Univ. (Japan)
Itaru Fujiwara, Hiroshima Univ. (Japan)
Tadashi Ae, Hiroshima Univ. (Japan)


Published in SPIE Proceedings Vol. 4303:
Real-Time Imaging V
Nasser Kehtarnavaz, Editor(s)

© SPIE. Terms of Use
Back to Top