Share Email Print

Proceedings Paper

8-channel parallel readout high-speed wide dynamic range CCD
Author(s): Yasuhiro Morinaka; Hiroyoshi Komobuchi
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

An 8 channel parallel readout CCD image sensor for high-speed imaging has been developed. The image area of this sensor is divided into 8 rectangular blocks, and the data of each block is read out through an independent amplifier. In the area where there is not photediode (PD) beside VCCD, the space of VCCDs is narrowed down to a HCCD block that is placed at the end of VCCDs, and amplifiers and their peripheral circuits are placed between the spaces of two HCCD blocks with parallel to makes amplifier properties uniform across channels. For VCCD high-speed transfer, VCCD bus line structure is used and VCCD slant structure is optimized by the computer 3D simulation. The pixel size is designed to be 11.5 micrometers X 11.5 micrometers , and amplifiers are placed close to FDA (Floating Diffusion Amplifier) with VCCD slant structure, which realized high sensitivity and large saturation.

Paper Details

Date Published: 17 April 2001
PDF: 8 pages
Proc. SPIE 4183, 24th International Congress on High-Speed Photography and Photonics, (17 April 2001); doi: 10.1117/12.424268
Show Author Affiliations
Yasuhiro Morinaka, Matsushita Electric Industrial Co. Ltd. (Japan)
Hiroyoshi Komobuchi, Matsushita Electric Industrial Co. Ltd. (Japan)

Published in SPIE Proceedings Vol. 4183:
24th International Congress on High-Speed Photography and Photonics
Kazuyoshi Takayama; Tsutomo Saito; Harald Kleine; Eugene V. Timofeev, Editor(s)

© SPIE. Terms of Use
Back to Top