Share Email Print
cover

Proceedings Paper

New cost-effective VLSI implementation of 2D discrete cosine transform and its inverse
Author(s): Danian Gong; Yun He
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The two dimensional discrete cosine transform (2-D DCT) has been chosen as the basis in almost all of the recent international image and video coding standards. This paper first categorized the 2-D DCT and inverse DCT (IDCT) architectures. Then a new VLSI architecture for 2-D DCT/IDCT without transpose memory was proposed. The proposed 2-D DCT/IDCT architecture eliminates special transpose circuits and uses general memory modules to store the intermediate results after row-wise transform. The row-wise and column-wise transforms are performed with the different data flow provided by the configurable computation units and data alignment module. The accuracy testing system is set up to search the optimum word-length parameters. Based on the accuracy testing system, the proposed architecture has achieved the smallest word-length compared with reported 2-D DCT architectures.

Paper Details

Date Published: 29 December 2000
PDF: 12 pages
Proc. SPIE 4310, Visual Communications and Image Processing 2001, (29 December 2000); doi: 10.1117/12.411808
Show Author Affiliations
Danian Gong, Tsinghua Univ. (China)
Yun He, Tsinghua Univ. (China)


Published in SPIE Proceedings Vol. 4310:
Visual Communications and Image Processing 2001
Bernd Girod; Charles A. Bouman; Eckehard G. Steinbach, Editor(s)

© SPIE. Terms of Use
Back to Top