Share Email Print

Proceedings Paper

Compact trace generation and power measurement in software emulation
Author(s): Fabian Wolf; Judita Kruse; Rolf Ernst
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Evaluation boards are popular as prototyping platforms in embedded software development. They often are preferred over simulation to avoid modeling effort and simulation times as well as over compete hardware prototypes to avoid development cost. Evaluation boards provide accurate timing results as long as the main architecture parameters match the target hardware system. For larger processors, this is often not the case since the cache and main memory architectures might differ. Another problem is the lack of observability of the software execution. Pin-Out versions of processors with improved observability are expensive and not always available, and on-chip processor test support requires software adaption. A particular problem arises when trying to verify the running time bounds of embedded software such as required for hard real-time systems. Here, formal analysis approaches have been proposed which require segment-wise execution of a program under investigation. Another problem is the accurate analysis of processor power consumption for different execution paths.

Paper Details

Date Published: 24 October 2000
PDF: 12 pages
Proc. SPIE 4228, Design, Modeling, and Simulation in Microelectronics, (24 October 2000); doi: 10.1117/12.405400
Show Author Affiliations
Fabian Wolf, Technische Univ. Braunschweig (Germany)
Judita Kruse, Technische Univ. Braunschweig (Germany)
Rolf Ernst, Technische Univ. Braunschweig (Germany)

Published in SPIE Proceedings Vol. 4228:
Design, Modeling, and Simulation in Microelectronics
Bernard Courtois; Serge N. Demidenko; Lee Y. Lau, Editor(s)

© SPIE. Terms of Use
Back to Top