Share Email Print
cover

Proceedings Paper

Low-cost wafer level packaging process
Author(s): Rahul Kapoor; Swee Yong Khim; Goh Hin Hwa
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Today, semiconductors are being connected to other components of the system through three main interconnect technologies - Wirebond, TAB and Solder bump. Of the three technologies, use of solder bump provides the lowest impedance electrical path and a high er I/O density as compared to wirebond and TAB. Wafer bumping is often accompanied by a need for redistribution of the current carrying pads on the silicon in order to reduce the substrate cost and better manufacturing yields, Besides, there is a need to deposit a metallic layer underneath the bump for good reliability of the packaged system. The two widely used processes used for depositing a thin metal film, either for redistribution or UBM are Physical Vapor Deposition and evaporation. These processes are significant contributors to the cost of the bumped wafer. In the packaging industry, there is also a drive for going towards wafers level packaging solutions in order to minimize the packaging cost and giving high production rates.

Paper Details

Date Published: 23 October 2000
PDF: 8 pages
Proc. SPIE 4229, Microelectronic Yield, Reliability, and Advanced Packaging, (23 October 2000); doi: 10.1117/12.404877
Show Author Affiliations
Rahul Kapoor, United Test and Assembly Ctr. Pte Ltd. (Singapore)
Swee Yong Khim, United Test and Assembly Ctr. Pte Ltd. (Singapore)
Goh Hin Hwa, United Test and Assembly Ctr. Pte Ltd. (Singapore)


Published in SPIE Proceedings Vol. 4229:
Microelectronic Yield, Reliability, and Advanced Packaging
Cher Ming Tan; Yeng-Kaung Peng; Mali Mahalingam; Krishnamachar Prasad, Editor(s)

© SPIE. Terms of Use
Back to Top