Share Email Print
cover

Proceedings Paper

Yield implications of wafer edge engineering
Author(s): Kenneth Roy Harris; Boon Yong Ang
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Many uncharacterized phenomena occur at the edge of the wafer. Interactions between film stresses, tool clamp rings, lithography edge exclusions, etch non-uniformities, and CMP non-uniformities are some of the factors that influence the properties of the film stack close to the edge of the wafer. This paper discusses and provides examples of factors that should be considered when characterizing the film stack at the edge of the wafer. Tool interactions, edge exclusions, process non-uniformities, and other porcess variations are presented in this context. A relevant edge-engineering problem is then presented, where a delaminating film at the edge of the wafer contaminated the interior of the wafer. The solution to this problem involved a thorough characterization and redesign of the wafer edge film stacks. The discussion, analysis, and solution of this problem encompass and demonstrate the concepts reviewed in the paper.

Paper Details

Date Published: 23 October 2000
PDF: 9 pages
Proc. SPIE 4229, Microelectronic Yield, Reliability, and Advanced Packaging, (23 October 2000); doi: 10.1117/12.404862
Show Author Affiliations
Kenneth Roy Harris, Advanced Micro Devices, Inc. (United States)
Boon Yong Ang, Advanced Micro Devices, Inc. (United States)


Published in SPIE Proceedings Vol. 4229:
Microelectronic Yield, Reliability, and Advanced Packaging
Cher Ming Tan; Yeng-Kaung Peng; Mali Mahalingam; Krishnamachar Prasad, Editor(s)

© SPIE. Terms of Use
Back to Top