Share Email Print
cover

Proceedings Paper

VirtexDS: a Virtex device simulator
Author(s): Scott P. McMillan; Brandon J. Blodget; Steven A. Guccione
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Until recently FPGAs have been used almost exclusively to implement static circuits. Because FPGAs can be reprogrammed at any time, even in-system at run-time, interest in exploiting this mode of operation has steadily increased. One barrier to widespread use of Run-Time Reconfiguration (RTR) has been the lack of design tools. While tools such as JBits have begun to provide basic support for design entry, traditional verification tools such as simulators have been lacking. This paper discusses VirtexDS, a device level simulator for the Xilinx Virtex (tm) series. The approach taken by VirtexDS is to simulate at the device level, providing an interface which operates much like actual hardware. This approach not only supports simulation for run-time reconfiguration, but also interfaces easily to existing tools. In addition, this low-level simulation approach can provide higher performance than higher-level approaches to simulation.

Paper Details

Date Published: 6 October 2000
PDF: 7 pages
Proc. SPIE 4212, Reconfigurable Technology: FPGAs for Computing and Applications II, (6 October 2000); doi: 10.1117/12.402527
Show Author Affiliations
Scott P. McMillan, Xilinx, Inc. (United States)
Brandon J. Blodget, Xilinx, Inc. (United States)
Steven A. Guccione, Xilinx, Inc. (United States)


Published in SPIE Proceedings Vol. 4212:
Reconfigurable Technology: FPGAs for Computing and Applications II
John Schewel; Peter M. Athanas; Chris H. Dick; John T. McHenry, Editor(s)

© SPIE. Terms of Use
Back to Top