Share Email Print

Proceedings Paper

Programming method and a management unit in a reconfigurable processor with cell-array structure for general-purpose calculation
Author(s): Takayuki Morishita; Kiyotaka Komoku; Fumihiro Hatano; Iwao Teramoto
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

We have been developing a parallel processor that it is possible to reconfigure to realize a general-purpose computation at very high speed. Dynamic Reconfiguration means to change a kind of and a number of processing elements and connection between processing elements at real time. This function realizes the optimum hardware to execute any software and decrease a scale of hardware to execute software. Our proposed processor is configured with cells, which make any kind of processing, and bus, which makes any routing between cells. We support reconfiguration based on very larger macro cell than a logic cell in this processor. Decreasing a command length by using macro cell is responsible for realizing a dynamically reconfiguration. We improve a usage of sources by separating cells as four kind parts, i.e., an arithmetic calculation cell, a logic calculation cell, a memory cell and a counter cell. This processor can be programmed by two kinds of method, i.e., both circuit design and c language programming. In this paper, we extend circuit design technique to describing a dynamically reconfiguration of circuit component and propose a management unit in reconfigurable processor necessary for executing a program. Finally, we examine a performance of this processor by using an example program.

Paper Details

Date Published: 6 October 2000
PDF: 8 pages
Proc. SPIE 4212, Reconfigurable Technology: FPGAs for Computing and Applications II, (6 October 2000); doi: 10.1117/12.402522
Show Author Affiliations
Takayuki Morishita, Okayama Prefectural Univ. (Japan)
Kiyotaka Komoku, Okayama Prefectural Univ. (Japan)
Fumihiro Hatano, Okayama Prefectural Univ. (Japan)
Iwao Teramoto, Okayama Prefectural Univ. (Japan)

Published in SPIE Proceedings Vol. 4212:
Reconfigurable Technology: FPGAs for Computing and Applications II
John Schewel; Peter M. Athanas; Chris H. Dick; John T. McHenry, Editor(s)

© SPIE. Terms of Use
Back to Top