Share Email Print
cover

Proceedings Paper

Feasibility of very low k1(=0.31) KrF lithography
Author(s): Insung Kim; Byeongsoo Kim; Junghyun Lee; Hanku Cho; Joo-Tae Moon
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

We observed the feasibility of very low k1(equals0.31) lithography for DRAM device using currently available high NA KrF scanner. Well-known resolution enhancement techniques (RET) such as off- axis illumination (OAI) and attenuated phase shifting mask were used in combination to define critical DRAM cell patterns of 0.11micrometers half pitch design rule device with 0.7NA KrF scanner. Strong OAI illumination source was applied to further enhance the image contrast up to the required level for patterning. Very large iso-dense bias and narrow depth of focus (DOF) of isolated features which define usable DOF(UDOF) are emerging critical issues to be solved except the very fundamental lens aberrations. Combined problems of large I-D bias and narrow UDOF could be solved by applying selective bias and assistant line patterns to isolated line. Optical proximity correction rules; selective bias and assist pattern, were generated from simulated and empirical experiments. This technology might be considered as one of the alternatives that need to fill the time and design rule gap between 0.13micrometers with KrF and sub-0.10micrometers with ArF. KrF lithography technology of 0.31k1 can be extended to ArF generation and contribute to the extension of 'optics forever' scenario.

Paper Details

Date Published: 18 August 2000
PDF: 8 pages
Proc. SPIE 4181, Challenges in Process Integration and Device Technology, (18 August 2000); doi: 10.1117/12.395744
Show Author Affiliations
Insung Kim, Samsung Electronics Co., Ltd. (South Korea)
Byeongsoo Kim, Samsung Electronics Co., Ltd. (South Korea)
Junghyun Lee, Samsung Electronics Co., Ltd. (South Korea)
Hanku Cho, Samsung Electronics Co., Ltd. (South Korea)
Joo-Tae Moon, Samsung Electronics Co., Ltd. (South Korea)


Published in SPIE Proceedings Vol. 4181:
Challenges in Process Integration and Device Technology
David Burnett; Shin'ichiro Kimura; Bhanwar Singh, Editor(s)

© SPIE. Terms of Use
Back to Top