Share Email Print
cover

Proceedings Paper

Method of expanding process window for the double exposure technique with alt-PSMs
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

For the fine patterning of gate layers on embedded DRAM is logic devices with a design rule of 0.13 micrometers and below, we have optimized the double exposure technique with an alternative phase shifting mask using KrF excimer laser exposure. Based on the study over lithography process latitude with respect to exposure-defocus window, overlay margin and mask fabrication feasibility, we have adopted a process as that patterns in logic circuits are delineated by the combination of alt-PSM and a trim mask made of Cr shielding patterns on an attenuated phase shifting mask, while patterns in DRAM cells are delineated by the latter att-PSM exposure only. With considering a mask error enhancement factor, optical condition and optical proximity effect correction for the alt-PSM and trim mask are also optimized, then, 0.13 micrometers embedded DRAM in logic patterns have been fabricated with a sufficient common lithography process window by the KrF excimer laser exposure.

Paper Details

Date Published: 5 July 2000
PDF: 11 pages
Proc. SPIE 4000, Optical Microlithography XIII, (5 July 2000); doi: 10.1117/12.388947
Show Author Affiliations
Koji Kikuchi, Sony Corp. (Japan)
Hidetoshi Ohnuma, Sony Corp. (Japan)
Hiroichi Kawahira, Sony Corp. (Japan)


Published in SPIE Proceedings Vol. 4000:
Optical Microlithography XIII
Christopher J. Progler, Editor(s)

© SPIE. Terms of Use
Back to Top