Share Email Print
cover

Proceedings Paper

Building a better bathtub: computing at the optical memory interface
Author(s): Donald M. Chiarulli; Steven Peter Levitan; Robert Hofmann
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

To fully exploit the high bandwidth and inherent parallelism of optical memory systems, it is necessary to perform correspondingly parallel computations at or near the interface to the memory system. In this paper, we present a system in which a dynamically reconfigurable processor is built at the optical memory interface. Dynamically reconfigurable processors exploit parallelism at the level of individual machine instructions. They are based on the time multiplexing of gate array logic between various processor configurations, each of which is matched to a particular required computation. This paper is an analysis of the performance of an optically reconfigurable processor in comparison to conventional multiple instruction issue processors. We will show that the volume of configuration data required makes these systems difficult to build in electronic implementations but ideal for implementations with optical memory.

Paper Details

Date Published: 22 November 1999
PDF: 6 pages
Proc. SPIE 3802, Advanced Optical Data Storage: Materials, Systems, and Interfaces to Computers, (22 November 1999); doi: 10.1117/12.370227
Show Author Affiliations
Donald M. Chiarulli, Univ. of Pittsburgh (United States)
Steven Peter Levitan, Univ. of Pittsburgh (United States)
Robert Hofmann, Univ. of Pittsburgh (United States)


Published in SPIE Proceedings Vol. 3802:
Advanced Optical Data Storage: Materials, Systems, and Interfaces to Computers
Pericles A. Mitkas; Zameer U. Hasan; Hans J. Coufal; Glenn T. Sincerbox, Editor(s)

© SPIE. Terms of Use
Back to Top