Share Email Print

Proceedings Paper

Very high-speed differential optoelectronic algorithmic ADC using n-i(MQW)-n SEED technology
Author(s): Said F. Al-Sarawi; Neil Burgess; Warren Marwood; Petar B. Atanackovic
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

This paper describes the design of very high speed optoelectronic analog digital converter based on a digital division algorithm called SRT division using n-i(MQW)-n self electro-optic effect device (SEED) technology. The proposed structure is a pipeline ADC. The SRT algorithm was chosen because it provides a redundancy per stage of the pipeline. The amount of redundancy is dependent on the radix of the SRT algorithm and the number set chosen. The relation between the SRT radix, number set and the division full range is given in this paper. Also a macro-model for the n- i(MQW)-n device was developed and used to simulate all the circuitry and algorithmic operations needed for the ADC. These included analog addition, analog subtraction and integer multiplication. Based on the developed macro-model and n-i(MQW)-n SEED circuit modules a basic unit of the algorithm ADC was designed.

Paper Details

Date Published: 8 October 1999
PDF: 12 pages
Proc. SPIE 3893, Design, Characterization, and Packaging for MEMS and Microelectronics, (8 October 1999); doi: 10.1117/12.368435
Show Author Affiliations
Said F. Al-Sarawi, Univ. of Adelaide (Australia)
Neil Burgess, Univ. of Adelaide (United Kingdom)
Warren Marwood, Defence Science and Technology Organisation (Australia)
Petar B. Atanackovic, Defence Science and Technology Organisation (United States)

Published in SPIE Proceedings Vol. 3893:
Design, Characterization, and Packaging for MEMS and Microelectronics
Bernard Courtois; Serge N. Demidenko, Editor(s)

© SPIE. Terms of Use
Back to Top