Share Email Print

Proceedings Paper

Methodology for the analysis of dynamic application parallelism and its application to reconfigurable computing
Author(s): Bingxiong Xu; David H. Albonesi
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Although many studies have been performed to determine the overall parallelism of various applications, little is known about how parallelism changes dynamically during program execution. In this paper, we present a methodology for measuring the dynamic parallelism of a general purpose workstation workload, as represented by a subset of the SPEC95 benchmark suite. We measure the range of parallelism encountered, the rate of major parallelism changes, and the regularity of these changes using a detailed model of an aggressive out-of-order speculative microprocessor. We find that parallelism can vary significantly and rapidly during application execution, and that varying the level of hardware support for exploiting application parallelism can have a non-uniform effect. We discuss how configurable processors oriented towards general purpose computing can potentially exploit these application characteristics.

Paper Details

Date Published: 26 August 1999
PDF: 9 pages
Proc. SPIE 3844, Reconfigurable Technology: FPGAs for Computing and Applications, (26 August 1999); doi: 10.1117/12.359526
Show Author Affiliations
Bingxiong Xu, Univ. of Rochester (United States)
David H. Albonesi, Univ. of Rochester (United States)

Published in SPIE Proceedings Vol. 3844:
Reconfigurable Technology: FPGAs for Computing and Applications
John Schewel; Peter M. Athanas; Steven A. Guccione; Stefan Ludwig; John T. McHenry, Editor(s)

© SPIE. Terms of Use
Back to Top