Share Email Print
cover

Proceedings Paper

Use of the microprocessor NM6403 for neural net emulation
Author(s): P. A. Chevtchenko; D. V. Fomine; V. M. Tchernikov; P. E. Vixne
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

This paper presents an approach of large neural net emulation by using new neuroprocessor NM6403, designed by RC Module. Model of neural net, hardware supported by neuroprocessor architecture, is discussed and some key features of NM6403, such as processing of data with variable bit length and two 64-bit external buses, are highlighted. Examples of emulation of neural nets by one neuroprocessor are shown and its performance is estimated. Proposals are also examined how to build large super parallel computing systems with NM6403 as a basic block. There are two hardware supported ways to connect neuroprocessor with other ones: using of shared memory mode of any of two external buses or two communication ports, compatible with those of DSP TMS320C4x. These abilities allow to build various parallel structures as trees, rings, grids and so on.

Paper Details

Date Published: 22 March 1999
PDF: 11 pages
Proc. SPIE 3728, Ninth Workshop on Virtual Intelligence/Dynamic Neural Networks, (22 March 1999); doi: 10.1117/12.343043
Show Author Affiliations
P. A. Chevtchenko, RC Module (Russia)
D. V. Fomine, RC Module (Russia)
V. M. Tchernikov, RC Module (Russia)
P. E. Vixne, RC Module (Russia)


Published in SPIE Proceedings Vol. 3728:
Ninth Workshop on Virtual Intelligence/Dynamic Neural Networks
Thomas Lindblad; Mary Lou Padgett; Jason M. Kinser, Editor(s)

© SPIE. Terms of Use
Back to Top