Share Email Print

Proceedings Paper

FPGA-based floating-point datapath design for geometry processing
Author(s): Shanzhen Xing; William W.H. Yu
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Geometry processing comprises of a great many computationally intensive floating-point operations. Real- time graphics systems generally use application-specific custom designed parallel hardware to provide the high performance computation power. When designing a graphics engine on a FPGA-based configurable computing system, cost- effectiveness is important. This paper investigates and proposes a cost-effective FPGA-based floating-point datapath for geometry process. It is designed to be a basic building block for FPGA-based geometry processors. The implemented datapath operates at a frequency of 6.25 Mhz and has an average floating-point operation time of 10.2 microseconds.

Paper Details

Date Published: 8 October 1998
PDF: 6 pages
Proc. SPIE 3526, Configurable Computing: Technology and Applications, (8 October 1998); doi: 10.1117/12.327034
Show Author Affiliations
Shanzhen Xing, Univ. of Hong Kong (Hong Kong)
William W.H. Yu, Univ. of Hong Kong (Hong Kong)

Published in SPIE Proceedings Vol. 3526:
Configurable Computing: Technology and Applications
John Schewel, Editor(s)

© SPIE. Terms of Use
Back to Top