Share Email Print
cover

Proceedings Paper

Novel single-chip evolutionary hardware design using FPGAs
Author(s): Craig G. Slorach; Ken C. Sharman
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

There has recently been much research interest in the concept of evolvable hardware--partly due to the rapid technological changes brought about by reconfigurable devices and partly due to the success of evolutionary techniques in software systems. In this paper we contribute to this effort and present a scalable single chip solution for evolvable hardware. This employs standard off-the-shelf Field Programmable Gate Arrays as opposed to a custom silicon solution. The resulting system permits the automatic evolution of digital circuits to match some given specification and has significant advantages and features over existing design flows. The system employs evolutionary programming as the adaptive design process--however the underlying system architecture is independent of the evolutionary algorithm being employed and so may be changed as required. The system is described in the hardware description language VHDL and hence is portable to other programmable devices satisfying the architectural requirements which are also detailed.

Paper Details

Date Published: 8 October 1998
PDF: 10 pages
Proc. SPIE 3526, Configurable Computing: Technology and Applications, (8 October 1998); doi: 10.1117/12.327024
Show Author Affiliations
Craig G. Slorach, Univ. of Glasgow (United Kingdom)
Ken C. Sharman, Univ. of Glasgow (United Kingdom)


Published in SPIE Proceedings Vol. 3526:
Configurable Computing: Technology and Applications
John Schewel, Editor(s)

© SPIE. Terms of Use
Back to Top